

Please amend the claims as follows:

CLAIM 8 (amended)

- 1 The method of claim 1 further including the steps of:
- 2 forming a P+ collector plug region in said N base region for said PNP transistor so that
- 3 said P+ collector plug region is incorporated into said P+ collector for said PNP transistor;
- B5 4 forming an N+ collector plug region in said P intrinsic base region for said NPN
- 5 transistor so that said N+ collector plug region is incorporated into said N collector region of said
- 6 N+ sub-collector region for said NPN transistor;
- 7 forming individual conductive metal contacts with said collector plug regions; and
- 8 forming an oxide region between said collector plug metal contacts.

Please add the following new claims:

CLAIM 19

- 1 A method for fabricating complementary vertical PNP and NPN bipolar junction transistors, said
- 2 method comprising:
- B6 3 forming said PNP and said NPN transistors on a single substrate, wherein forming said
- 4 PNP and NPN transistors includes forming an N silicon layer to become an intrinsic base region
- 5 for said PNP transistor and a collector region for said NPN transistor.

CLAIM 20